riscv: implement 64 bit immediate into register loading

LLVM has a better myriad sequence for this, where they don't allocate
a temporary register, but for now this will do.
9b2a4582c9David Rubin committed on 5/11/2024, 9:17:11 AMparentf67fa73
1 file changedLine totals unavailable