CodeIssuesPullsCIStacksSearchBranchesTags

riscv: implement `@abs`

- add the `abs` MIR instruction
- implement `@abs` by shifting to the right by `bits - 1`, and xoring.
28df64cba4David Rubin committed on 5/11/2024, 9:17:11 AMparent060c475
6 files changedLine totals unavailable